In order to suppress the gate leakage current of MOSFETs and improve the controllability of channel potential, High-k/metal gate has been introduced [1] . In order to reduce the series resistance of source/drain (S/D) electrodes (Rs), new silicide materials have been proposed [2, 3]. New materials used in these processes are in general thermally and chemically unstable. Thin insulator films to protect the introduced material from various chemical solutions during integration process are required in order to avoid the chemical instability of the introduced materials. And these protection films must be deposited at a low temperature to avoid the thermal instability. SiN is widely used for various steps of LSI fabrication such as the gate spacer, silicide block layer and contact etch stop layer to integrate these new materials [4]. For this purpose, a high selectivity against SiO 2 during dry and wet etching and a sufficient step coverage are strongly required for SiN film deposited at low temperature below 400ºC. It has been reported that the atomic layer deposition (ALD) and plasma enhanced chemical vapor deposition (PECVD) can deposit SiN at low temperature [5]. Although SiN deposited by ALD is high quality at low deposition temperature, the deposition rate is low, which limits the productivity. Although SiN deposited by conventional PECVD is high quality on blank Si wafer due to the effect of ion bombardment, SiN at the sidewall of stepped shape is poor and local void arises due to low step coverage as shown in Fig. 1 . In this work, we improve the quality of SiN at the sidewall of stepped shape deposited by PECVD at 400 o C up to a compatible level to ALD while keeping the higher deposition rate by supplying a large amount of the species for nitridation and the avoiding the ion bombardment damage against SiN which can be realized by PECVD using a microwave excited high density and low electron temperature plasma [6]. The developed high quality SiN deposition process is applied to the fabrication of CMOS with the dual silicide using W/ErSi 2 and W/Pd 2 Si, and the obtained characteristics are reported.
Introduction
In order to suppress the gate leakage current of MOSFETs and improve the controllability of channel potential, High-k/metal gate has been introduced [1] . In order to reduce the series resistance of source/drain (S/D) electrodes (Rs), new silicide materials have been proposed [2, 3] . New materials used in these processes are in general thermally and chemically unstable. Thin insulator films to protect the introduced material from various chemical solutions during integration process are required in order to avoid the chemical instability of the introduced materials. And these protection films must be deposited at a low temperature to avoid the thermal instability. SiN is widely used for various steps of LSI fabrication such as the gate spacer, silicide block layer and contact etch stop layer to integrate these new materials [4] . For this purpose, a high selectivity against SiO 2 during dry and wet etching and a sufficient step coverage are strongly required for SiN film deposited at low temperature below 400ºC. It has been reported that the atomic layer deposition (ALD) and plasma enhanced chemical vapor deposition (PECVD) can deposit SiN at low temperature [5] . Although SiN deposited by ALD is high quality at low deposition temperature, the deposition rate is low, which limits the productivity. Although SiN deposited by conventional PECVD is high quality on blank Si wafer due to the effect of ion bombardment, SiN at the sidewall of stepped shape is poor and local void arises due to low step coverage as shown in Fig. 1 . In this work, we improve the quality of SiN at the sidewall of stepped shape deposited by PECVD at 400 o C up to a compatible level to ALD while keeping the higher deposition rate by supplying a large amount of the species for nitridation and the avoiding the ion bombardment damage against SiN which can be realized by PECVD using a microwave excited high density and low electron temperature plasma [6] . The developed high quality SiN deposition process is applied to the fabrication of CMOS with the dual silicide using W/ErSi 2 and W/Pd 2 Si, and the obtained characteristics are reported.
Experimental procedure
SiN was deposited on both blank Si surface and patterned poly-Si surface at 400ºC by PECVD using the micro-wave excited high density plasma [6] . Before SiN deposition, Si wafers were cleaned by 0.5% diluted HF to remove the native oxide on Si surface, rinsed in ultra pure water (UPW) and chemical oxide was formed on Si surface in ozonated UPW. The thickness and refractive index of the deposited SiN were measured by a spectroscopic ellipsometer operating from 248 to 827 nm. 0.5% HF etch rate of the deposited SiN on the blank Si surface and the sidewall of patterned poly-Si were evaluated by the spectroscopic ellipsometer and scanning electron microscopy (SEM), respectively. Fig. 2 shows the process flow of the CMOS circuits with dual silicide. After S/D junction was formed, 10 nm-radical oxidation at 400ºC and 50 nm-SiN deposition were carried out to form the sidewall spacer. After the silicide was formed for p-MOSFET, 50 nm-SiN was deposited to protect p-MOSFET silicide (W/Pd 2 Si) from wet solutions such as sulfuric acid-hydrogen peroxide mixture (SPM) and diluted HF (DHF) during the n-MOSFET silicidation. After silicide was formed for n-MOSFET, 50 nm-SiN was deposited as the contact etch stop layer. All of the SiN deposition was performed at 400ºC in order to avoid the thermal instability of the silicides. In the case of SiH 4 flow rate of 0.5 sccm, the shape of SiN sidewall is remained almost the same before and after HF solution and the 25-nm sidewall is stably formed. Fig. 8 shows the SEM images of the fabricated CMOS during the integration process. After etch stop SiN is deposited on W/ErSi 2 is formed for n-MOSFET silicide, these samples were dipped in HF solution. The SiN is deposited with SiH 4 flow rate of (a) 3.0 sccm and (b) 0.5 sccm. In the case of 0.5 sccm, ErSi 2 is not etched by HF and the HF resistance of SiN is shown to be sufficiently high to be used as the protection film for ErSi 2 . The CMOS ring oscillator with dual silicide S/D was fabricated using the developed 400ºC SiN deposition process as the gate spacer, silicide block and contact etch stopper. Fig. 9 shows the speed performance of the ring oscillator as a function of applied voltage. The short delay time is obtained due to ultra-low Rs by the introduction of dual silicide and high current drivability of Si(551) accumulation-mode device structure [3].
Results and Discussions

Conclusions
We improve the quality of SiN by supplying a large amount of N precursor using PECVD using the micro-wave excited high density plasma equipment. To increase N precursor against Si precursor, the deposition pressure and SiH 4 flow rate decrease and H 2 flow rate were optimized. Low HF etch rate of 0.4 nm/min is successfully achieved with a SiN deposition rate of 1.3 nm/min. The developed high quality SiN deposition process was applied to the gate spacer, silicide block and contact etch stop layer formations for CMOS with an advanced dual silicide, and its effectiveness is confirmed by the high speed performance of the fabricated ring oscillator. d e d A b s t r a c t s o f t h e 2 0 1 1 I n t e r n a t i o n a l C o n f e r e n c e o n S o l i d S t a t e D e v i c e s a n d M a t e r i a l s , N a g o y a , 2 0 1 1 , p p 9 0 5 -9 
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